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EXECUTIVE SUMMARY 
This report covers work performed during the first 12 months of Contract 
No. NAS3-23781, a 36-month program for the development of a 20 GHz GaAs FET 
monolithic power amplifier module for advanced communication applications. 
Several amplifier design approaches were pursued to accomplish the program 
goals. Four-way power combining of four 0.6 W amplifier modules is used as 
the baseline approach. For this purpose, a monolithic four-way traveling- 
wave power divider/combiner was developed. Over a 20 GHz bandwidth (10 to 
30 GHz), an insertion loss of no more than 1.2 dB was measured for a pair of 
back-to-back connected divider/combiners. Isolation between output ports is 
better than 20 dB, and VSWRs are better than 2:l 
A distributed amplifier with s i x  300 pm gate width FETs and gate and 
drain transmission line tapers has been designed, fabricated, and evaluated 
for use as an 0.6 W module. This amplifier has achieved state-of-the-art 
results of 0.5 W output power with at least 4 dB gain across the entire 2 to 
21 GHz frequency range. An output power of 2 W was achieved at a measurement 
frequency of 18 GHz when four distributed amplifiers were power-combined 
using a pair of traveling-wave divider/combiners. 
Another approach is the direct common-source cascading of three power 
FET stages. An output power of up to 2 W with 12 dB gain and 20% power-added 
efficiency has been achieved with this approach (at 17 GHz). The linear gain 
was 14 dB at 1 W output. The first two stages of the three-stage amplifier 
have achieved an output power of 1.6 W with 9 dB gain and 26% power-added 
efficiency at 16 GHz. 
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SECTION I 
INTRODUCTION 
. This report covers the first 12 months of a 36-month contract for the 
development of a 20 GHz GaAs FET monolithic power amplifier module for 
advanced communication applications. The objective of this program is to 
develop 20 GHz high power (2.5 W saturation, 1.5 W linear), high efficiency 
(20% at saturation), high gain (> 15 dB), wide bandwidth (19 to 21 GHz) 
monolithic GaAs FET amplifier modules for future satellite communication 
systems. 
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Several amplifier design approaches were pursued to accomplish the I 
program goals. Four-way power combining of four 0.6 W amplifier modules is 
used as the baseline approach. For this purpose, a monolithic four-way 
traveling-wave power divider/combiner was developed. A distributed amplifier 
with six 300 pm gate width FETs and gate and drain transmission line tapers 
has been designed, fabricated, and evaluated for use as an 0.6 W module. 
This amplifier has achieved an output power of 0.5 W with at least 4 dB gain 
across the entire 2 to 21 GHz frequency range. Another approach is the 
direct common-source cascading of three power FET stages. An output power of 
up to 2 W with 12 dB gain and 20% power-added efficiency has been achieved 
with this approach. 
The amplifier requirements and design approaches are discussed in 
Section 11. The development of the divider/combiner submodule, the 
distributed amplifier submodule, and the three- and four-stage amplifier 
submodules i s  covered in Section 111. Section IV discusses the monolithic 
power amplifier configuration. Technical achievements during this report 
period are summarized in Section V. Plans for the next period are given in 
Section VI. 
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SECTION 11 
AMPLIFIER REQUIREMENTS AND DESIGN APPROACHES 
A. Amp l i f i e r  Requirements 
The d e t a i l e d  o b j e c t i v e  requirements f o r  the GaAs FET mono1 i t h i c  power 
a m p l i f i e r  module are given i n  Table 1. The basic o b j e c t i v e  i s  t o  develop 19 
t o  21 GHz, h igh  power (2.5 W a t  saturation, 1.5 W l i n e a r ) ,  h igh  e f f i c i e n c y  
(20% a t  saturated power output),  h igh gain (15 dB) GaAs FET mono l i t h i c  power 
a m p l i f i e r  modules f o r  advanced communication appl icat ions.  
B. Des i qn Approaches 
To achieve the  2.5 W saturated output power a t  > 15 dB gain, a 
mul t is tage a m p l i f i e r  must be used f o r  the GaAs mono l i t h i c  FET power a m p l i f i e r  
module. The l i n e a r i t y  requirements also d i c t a t e  the  use o f  a t  l e a s t  an 
equivalent 6 mm gate width device f o r  the  output stage. One o f  t he  poss ib le  
a m p l i f i e r  conf igurat ions i s  shown i n  Figure l ( a ) ,  which i l l u s t r a t e s  a three- 
stage a m p l i f i e r  cons is t ing o f  1.2 mm, 2.4 mm, and 6.0 mm FETs. The p ro jec ted  
power and g a i n  o f  each stage are a l so  shown. Sect ion 1 I I . C  o f  t h i s  r e p o r t  
d e t a i l s  t he  design, f ab r i ca t i on ,  and evaluation r e s u l t s  o f  t h i s  approach. 
Another approach f o r  t he  cascaded amp l i f i e r  design i s  t o  use c i r c u i t -  
l e v e l  power combining o f  t he  power outputs o f  lower power amp l i f i e rs ,  us ing 
smaller FETs f o r  ease i n  impedance matching. With a four-way power combiner, 
the component a m p l i f i e r  should have a power output o f  - 600 mW (saturated) .  
A s u i t a b l e  cascaded a m p l i f i e r  conf igurat ion i s  shown i n  Figure l ( b ) .  FETs 
w i t h  gate widths o f  0.3 mm, 0.3 mm, 0.6 mm, and 1.5 mm are used. These gate 
widths are the same as those f o r  the four-stage, s ingle-gate module o f  NASA 
Contract No. NAS3-22886.1,2 A d i s t r i b u t e d  a m p l i f i e r  approach us ing 6 x 0.3 
mm FETs was a lso designed, fabr icated, and evaluated. An output power o f  up 
t o  700 mW has been achieved. The design approach i s  descussed i n  Sect ion 
1II.B. 
Because i t  o f f e r s  topolog ica l ,  bandwidth, and i s o l a t i o n  advantages, t he  
t r a v e l  ing-wave divider/combiner approach reported by B e r t  and Kaminsky3 was 
adopted f o r  monol i th ic  implementation on GaAs substrates. A four-way 
divider/combiner su i tab le  f o r  power combining o f  mono l i t h i c  a m p l i f i e r  modules 
i s  described i n  Section I1I.A. 
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Table 1 
Objective Requirements of the 
Power Amplifier Module 
20 GHz GaAs FET Mono1 i thic 
3.1.1 Electrical and RF Performance Objective Requirements 
3.1.1.1 
3.1.1.2 
3.1.1.3 
3.1.1.4 
3.1.1.5 
3.1.1.6 
3.1.1.7 
3.1.1.8 
3.1.1.9 
3.1.1.10 
3.1.1.11 
The GaAs FET Power Amplifier Module shall make maximum 
feasible use of monolithic technology to simultaneously 
optimize device gain, power, efficiency, and bandwidth. 
RF Band: The RF band shall be from 19.0 to 21.0 GHz. 
RF Output Power: The RF output power shall be greater 
than or equal to 2.5 watts at saturation and 1.5 watts 
linear (-20 dB 3rd Order Intermodulation Products). 
RF Gain: The RF gain shall be greater than or equal to 
15 dB. 
Gain Variation: The maximum gain shall not vary more 
than 1 dB over the entire 2.0 GHz bandwidth and 0.5 dB 
over any 500 MHz band. 
Module Power Added Efficiency: The module power added 
efficiency shall be equal to or greater than 20% at 
saturation and 15% under linear operation (see 3.1.1.8). 
Impedance: The nominal input and output impedance shall 
be 50 ohms. The input and output VSWR shall be less than 
or equal to 1.3:l. 
Linearity: Third order intermodulation products shall be 
less than or equal to -20 dbc under linear operation. 
Noise Figure: The noise figure at room temperature shall 
be less than or equal to 20 dB. 
AM/PM Conversion: The AM/PM conversion shall not exceed 
3"/dB. 
Harmonic and Spurious Response: The harmonic response 
shall be at least -30 dbc. The spurious response shall 
be at least -60 dbc. 
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Table 1 
(Cont i nued) 
3.1.1.12 Maximum FET Channel Junction Temperature: The maximum 
FET channel junction temperature under worst case thermal 
conditions shall not exceed 110OC. 
3.1.1.13 Module to Module Gain Variation: For any module, the 
gain at any given frequency in the bandwidth shall vary 
by no greater than +_ 0.4 dB from the RMS average for all 
the modules at the given frequency. 
3..1.1.14 Module to Module Phase Shift Variation: For any given 
module, the phase shift at any given frequency in the 
bandwidth shall vary by no greater than +lo degrees from 
the RMS average for all the modules at the given 
frequency. 
3.1.1.15 Group Delay Variation: The group delay variation at and 
below saturation shall not exceed 0.5 nanoseconds over 
any 0.5 GHz portion o f  the operating frequency. 
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SECTION I 1 1  
SUBMODULE DEVELOPMENT 
A. Monolithic Travelinq-Wave Divider/Combiner 
A general configuration for a travel ing-wave 
broadband power combining of GaAs FET amplifiers 
Impedance values of a four-way divider (combiner) 
power divider/combiner for 
is shown in Figure 2(a). 
are shown in Figure 2(b). 
All the impedance transformers are 0.25 wavelength at center frequency. 
Resistors are used to improve port-to-port isolation. For a design center 
frequency of 20 GHz, the calculated VSWR, power coupling, and isolation are 
as shown in Figures 3 and 4. The power coupling of the four ports is 
displayed in Figure 3 along with the input VSWR and output VSWR of port 2 
[see Figure 2(b) for port identification]. Since the deviation o f  the power 
coupling from the theoretical value (-6 dB) is less than 0.1 dB, the four 
curves lie within the heavy line shown over the 3 : l  bandwidth o f  10 to 
30 GHz. The calculated VSWRs of all ports are, in general, less than 1.2:l 
from 15 to 25 GHz. The broadband isolation characteristics are shown in 
Figure 4 between the ports indicated. Better than 35 dB isolation is seen 
across the 19 to 21 GHz band. 
The first design of the monolithic four-way traveling-wave 
divider/combiner is shown in Figure 5(a) in slice form. Figure 5(b) shows a 
back-to-back connected divider/combiner in a test fixture. Input/output 50 
ohm lines on alumina substrates are provided for ease in testing. SMA 
connectors are used for the input and output ports. A 6 mil ridge was 
provided for the divider/combiner chip to accommodate the difference in 
thickness o f  the alumina substrate (10 mils) and the GaAs substrates (4 
mils). With the divider/combiner connected back-to-back as shown, a total 
insertion loss of no more than 1.2 dB has been obtained over the 10 to 20 GHz 
frequency range. With the fixture loss (- 0.5 dB) subtracted, the intrinsic 
loss of the divider/combiner is only - 0.7 dB (0.35 dB for either dividing 
or combining). These results were obtained with tuning on the second 
impedance transformers (25 ohms) having two 90" bends. Without tuning, the 
insertion loss dips at 12 GHz and 20 GHz (- 3 dB). These effects are 
attributed to the proximity coupling o f  the transmission lines between the 
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Figure 5 Monolithic Four-Way Traveling-Wave Divider/Combiner 
( a )  Divider/Combiner in S1 ice Form 
(b) Test Fixture 
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main divider/combiner sections and the two step transformers. 
subsequently modified by increasing the spacing to eliminate this problem. 
The masks were 
Figure 6 shows a photograph of the revised divider/combiner in a 
"through" configuration. Except for reconfiguration of the second 
transformers, it is essentially the same as that described above. The second 
transformers are laid out so as to minimize the coupling between the input 
line and the main divider/combiner. With this revised design, the insertion 
loss dip seen at around 20 GHz for the old design disappeared. 
Figure 7 shows the measured total insertion loss and input return loss 
of the divider/combiner connected back-to-back. Across the frequency range 
of 10 to 30 GHz, the total insertion loss is better than 1.2 d6 with return 
loss better than 10 dB (2: l  VSWR). Figure 8 shows the isolation between the 
output ports. Better than 20 dB of isolation has been obtained across the 10 
to 30 GHz band. Figures 9(a) and 9(b) show the measured performance within 
the 17 to 22 GHz band. The application of this state-of-the-art monolithic 
broadband power combiner in power combining of FET amplifiers is discussed in 
Section IV. 
B. Distributed Amplifier 
1. Amplifier Desiqn 
The distributed amplifier approach was utilized as early as 1948 by 
Ginzton, et al.,4 as a means of extending the bandwidth of vacuum tubes. As 
applied to FETs, this approach couples the input and output circuits of a 
given number of active devices through input and output transmission lines, 
respectively. Figure 10 shows the classical interconnection of devices for a 
FET distributed amplifier. In the figure the capacitive reactances of the 
FET, Cg and cd, have been incorporated into the shunt capacitive elements of 
the artificial transmission lines of characteristic impedance Z and zdo, 
respectively. 
90 
From Figure 10 it can be seen (following Ginzton's analysis) that the 
gate-to-gate voltage gain is just 
12 
i. . , 
Figure 6 Revised Traveling-Wave Divider/Combiner 
in "Through" Configuration 
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Figure 10 D i s t r i b u t e d  Amp1 i f i e r  
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where n is the number of devices in the stage and gm is the transconductance 
per device. 
The real parts of the input and output impedances of the FET 
complicate the classical analysis of a distributed amplifier. The voltage 
gain of the lossy distributed amplifier is obtained by including the loss 
factor in the gain expression for the lossless case5: 
Y 
q =  1 
ag and ad, the gate and the drain attenuation coefficients, are given by 
ag = (2rf Cg)2 RgZg0/2 , [3(a)l 
Here f is operation frequency, Rg is the gate resistance, and Rd is the drain 
resistance. At 20 GHz attenuation coefficients for a 300 pm FET (see Figure 
11) on a 50 Q system are given by 
= 0.61 napers/device , ag 
ad = 0.0625 napers/device . 
Thus, significant losses are incurred as a result of dissipative loading by 
the gate and drain resistances of the FETs. The attenuation of the gate line 
is particularly severe and limits the maximum'number of devices that can be 
connected. 
To reduce the gate-line attenuation, a series capacitor6 can be 
inserted between the FET gate and the transmission line as shown in Figure 
12. The capacitor reduces the effective value o f  Cg o f  the gate line, 
resulting in a decreased ag. This capacitor reduces the gain per device, but 
R = l o 2  
C = 0.4 pF 
Cdg = 0.015 pF 
Gm = 45 rnrnhos 
Cd = 0.07 pF 
9 
9 
Rd = 350 ,2 
300 urn FET 
dg 
C 
Figure 11 Equivalent Circuit of 300 pm FET Used for a Unit 
Cell of the Distributed Amplifier 
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the overall amplifier gain does not decrease, because more devices can be 
connected. Moreover, this capacitor and the FET input capacitor form a 
voltage divider, allowing for an increased signal level along the gate line. 
This results in a significantly higher output power and efficiency for a 
distributed amplifier. 
The loss reduction technique described above has been implemented 
in a 6 x 300 pm monolithic GaAs distributed amplifier design. To provide for 
a constant rf voltage across all the FET gates, the series capacitors are 
tapered. It is clear that a 
fairly constant gate voltage can be maintained with this 'scheme, even though 
the input signal at the gate line attenuates significantly. The circuit 
components are optimized using CAD techniques. 
Figure 13 shows the voltage across the gates. 
Significant losses are also incurred at the drain line. For the 
uniform impedance line at the drain, only half the generated current flows 
into the load, and the other half flows into the reverse termination. To 
increase the current generation capability and efficiency of a distributed 
amplifier, the amount of current flowing in the reverse direction should be 
minimized. This can be achieved using the so-called tapered impedance scheme 
in the drain line, The tapering is done in such a way that the voltage 
amplitude of each section is maintained at a constant level, in spite of the 
fact that power is being added to the drain line continuously. Assuming an 
identical gate width for each section, it can be shown that the output 
impedance of the line will be Zo/n, where Zo is the initial impedan~e.~ The 
entire current of the output devices may thus be effectively used in the load 
without the necessity o f  half the current flowing in the load and half the 
current flowing in the reverse termination, Therefore, the tapered line 
increases the current generation capacity by a factor of two, the power 
generation capacity of every section is fully utilized, resulting in maximum 
output power and higher efficiency. The practical implementation of the 
precise impedance tapering requirement with Z - l/n is difficult to achieve 
because of the practical restriction o f  transmission line impedance levels. 
Instead, a linearly tapered line ranging from 75 to 50 i2 is designed. 
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At the termination ends of the drain and gate lines, reflectors are 
added instead of resistive absorption teminations. The terminations should 
be designed in such a way that they provide the proper phase to the reflected 
wave to have constructive interference for improving the amplifier gain and 
power. It was found that the reflectors must generate a phase angle to 
compensate the propagation phase delay of the incident wave through the 
amp 1 i f i er . 
The incident wave at the drain termination is the backward 
traveling-wave, which is phase mismatched to the input signal. Also, the 
wave reflected at the gate termination generates output that is also the 
backward traveling-wave. The power gain for the backward traveling-wave G-, 
assuming lossless case, is given by 7 
where AD- is the mismatching between the input and the backward waves. 
To maximize the effects of the reflectors, the G- at the operation 
frequency should be at or near the peak of the sine function variation. The 
amp1 ifier propagation phase delay was adjusted to accomplish this. the 
voltage amplitude o f  the backward traveling-wave as a function of frequency 
is shown in Figure 14. It clearly shows that the backward wave is at its 
maximum at band center (- 20 GHz). 
The reflectors degrade the VSWR of the amplifier. 
attenuations, however, the VSWR degradations are minimal. 
terminations, the output power improves by 1.5 dB compared 
terminations. 
Because of 1 ine 
With reflective 
to the absorptive 
2. Amplifier Fabrication and Microwave Performance 
The starting material is grown by vapor phase epitaxy (VPE). The 
active layer doping is about 2.2 t o  2.5 x 10 17 /cm 3 , which i s  the optimum 
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value for a K-band power FET. TI’S standard monolithic circuit fabrication 
procedures are used. Following mesa isolation by wet etching, the AuGe/Ni/Au 
source-drain pattern is defined, then alloyed for two and a half minutes at 
430°C. Next, 0.5 pm recessed gate stripes are defined in PMMA by e-beam 
machine. Then layers of 150 nm Ti/50 nm Pt/400 nm Au are evaporated and 
lifted-off. 
The first level of metal follows. In this level transmission 
lines, capacitor bottom plates, and FET electrodes are defined. Silicon 
nitride (400 nm) provides the dielectric for the capacitors. After 
evaporation of Ti/Au for the capacitor top plates, the inductors, FET 
electrodes, capacitor top plates, and air-bridges are plated up. The slice 
is then lapped down to 4 mils. Finally, vias are etched using reactive ion 
etching (RIE). 
Figure 15 shows a photograph of the amplifier chip, which is 
1.25 mm x 2.63 mm x 0.1 mm. Via holes for source groundings are provided 
between each of the 300 pm cells. Monolithic mesa resistors shunting the 
tapered MIM capacitors are used for gate bias. The reflectors are parallel 
combinations of resistors and capacitors, realized monolithically as shown in 
Figure 16. Mesa resistors and MIM capacitors are integrated. 
Several slices of this monolith c distributed amplifier have been 
processed and evaluated. A linear gain of 5 _+ 1 dB has been obtained across 
the 2 to 22 GHz frequency range as shown in Figure 17. Under large signal 
operation and at a higher drain voltage (8 V ) ,  this amplifier has produced an 
output power of 0.5 W with at least 4 dB gain over the 2 to 21 GHz band. The 
power-added efficiency at 0.5 W output was 14%. We believe this is a state- 
of-the-art result for a GaAs distributed amplifier in terms of gain, 
bandwidth, output power, and efficiency. 
3. Device Structure Optimization 
In general, the parameters that will maximize the high-frequency 
gain also will make the device suitable or incorporation into the distributed 
amplifier designs. The most important factors for improved gain at high 
frequencies include minimum gate resistance, gate-source capacitance, source 
25 
Figure 15 Mono1 ithic GaAs Traveling-Wave Amp1 ifier. 
(a) Front side, (b) back side. 
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resistance and inductance, and maximum device transconductance. In this 
subsection we show that, for the distributed amp1 ifier design, because of 
losses (especially the gate transmission), the power gain will be 
proportional to (gnJCg$)* rather than (g,,,/CgS)* as in a discrete device. 
Therefore, the gate-source capacitance, Cgs, is even more detrimental in the 
distributed amplifier than in a discrete device. 
For a FET device, Mason's unilateral gain, Guy is given by a 
where Rin is the input resistance and Rds the output resistance. For high 
gain, gm/Cgs should be maximized. The carrier profile dependent gm/Cgs has 
been studied by several authors. '-11 In a simple depletion layer 
approximation, g,,,/Cgs is unaffected by the carrier profile, but is inversely 
proportional to the gate length.9 The effects of doping profiles on g$Cgs 
have been reported in the literature. It has been shown that with a 
special graded-channel profile, the quantity gnJCgS can be improved. 
The dependence of gain G on g,,, and Cgs for a distributed amplifier 
can be derived using Equation (2) in Section 111.6.1. Neglecting the drain 
loss, the equation becomes 
- a  N 
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The gain given i n  Equation (6) decreases as frequency increases. 
a low frequency i s  given by 
The ga in  a t  
(7) 
The number o f  sect ions N i s  determined by the  des i red bandwidth f o r  a g iven 
ga in  var ia t ion,  say 3 dB; 
From Equation (8) 
agN = Constant = K 
o r  
N = K/ag = K/w2Ce2 Z, . 
- a  N 
&! 1- e 
= N l  2 .  
% 
Combining Equations (6) and ( lo ) ,  the gain Gq i s  g iven by 
Here, f i s  the cu t -o f f  frequency. 
i s  proport ional  t o  (g,,,/Cgs2)2. 
Thus, the  ga in  o f  a d i s t r i b u t e d  a m p l i f i e r  
The ga in  o f  a conventional FET i s  p ropor t iona l  t o  (g,,,/Cgs)2, wh i l e  
f o r  a d i s t r i bu ted  amp l i f i e r  s t ruc tu re  the  ga in  i s  p ropor t iona l  t o  (g,,,/Cgs2)2. 
Due t o  the squared Cgs term f o r  t h e  d i s t r i b u t e d  a m p l i f i e r ,  i t  i s  
30 
even more important to reduce the gate-to-source capacitance (Cgs) for an 
improved gain. The ultimate output power is limited by the breakdown 
voltage. An attempt was made to reduce the Cgs and improve the breakdown 
voltage by using an active layer with a lower doping (1.7 x 10 17 /cm, 3 instead 
of the usual doping of 2.3 x 10 17 /cm 3 ). The lower doping will reduce the 
gate-to-source capacitance while increasing the breakdown voltage. A slice 
with this doping has been processed and evaluated, and an output power of up 
to 0.5 W with 4 dB gain was obtained at 20 GHz. This is as good as the 
result for the best slice processed so far. 
Another approach aimed at reducing the gate-to-source capacitance 
is to use an n' gate buffer layer (1 x 10 17 /cm 3 ), followed by an n active 
layer (5 x 10 17 /cm 3 ), and the usual buffer layer (see Figure 18). To reduce 
the parasitic source and drain contact resistances, an n+ contact layer was 
grown on top of the n- gate buffer. The n- gate buffer should reduce Cgs and 
also should increase the breakdown voltage significantly. A slice with this 
material structure was grown by MBE and has been successfully processed. 
Microwave measurement results showed that a significantly higher output power 
can be obtained. An output power as high as 700 mW was obtained with 2.5 dB 
gain at 19 GHz. This is the highest output power ever achieved for the 
distributed amplifier. This improvement in output power was attributed to 
the higher breakdown voltage and the lower gate-to-source capacitance of this 
structure. Due to the change of the device parameters, the impedance levels 
for the amplifier circuit might not be optimal. Further improvement in gain 
is expected with a slight modification of the circuit. For this purpose, a 
discrete device having this special doping profile will be characterized in 
terms of S-parameters and equivalent circuit model. This will determine the 
minor redesign of the distributed amplifier for increased gain. 
C. Three-Staqe, 2.5 W Amplifier 
At the time of the original proposal it was not certain that the simple 
monolithic three-stage cascaded common-source amplifier approach would be 
successful at the high frequency and high power level necessary to meet the 
program goals. Consequently, this approach was just one of several 
investigated. Recent results have been very promising, however, and it 
appears that this approach is most likely to.meet the program goals. In 
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addition, the cascaded common-source design is much simpler in concept and 
more compact in realization than the other approaches. 
The circuit topology and predicted gain-frequency response of the three- 
stage amplifier are shown in Figure 19. This is the same topology given in 
the original proposal. The lumped inductors shown in the figure have been 
replaced by high-impedance transmission lines using the Super-compact circuit 
design routine. The FET gate widths of the three stages are 1.2 mm, 2.4 mm, 
and 6.0 mm. Recent experimental data continue to support the proposal 
assumption that output powers of - 0.5 W/mm gate width are reasonable at the 
power level and frequency of interest. The chip layout is considerably 
different from that shown in Figure 29 of TI’S proposal, however. Figure 20 
shows the digitized photomask design data obtained from a plotter for all the 
mask levels. The chip size is a very compact 3 . 3  mm x 2.0 mm x 0.1 mm, less 
than half the area of the proposal design. 
Figure 21 is a photograph o f  a slice after completion o f  front-side 
processing, showing the actual implementation of the plot in Figure 20. The 
dark areas are plated gold. All the inductors are formed from 25 pm wide 
transmission lines. The small input and output capacitances are realized by 
the capacitance to the bottom of the chip of the large pads on the input and 
output (1.1 pF/mm2). The larger interstage capacitances are realized by M I M  
capacitors. Figure 19 does not show the two interstage blocking capacitors, 
which are 5 pF M I M  capacitors (140 pF/mm2 for 4000 8, silicon nitride 
dielectric). Therefore, between the FETs of stages 1 and 2 and stages 2 and 
3 are a shunt capacitor (2.3 pF or 5.0 pF) and a series capacitor (5.0 pF). 
Figure 22 i s  an SEM photograph illustrating the connection of such a 
series/shunt capacitor pair to the rest o f  the circuit. The input 
transmission line enters from the left and is connected to the shunt 
capacitor top plate by an air bridge. The bottom plate is grounded by a via 
(not shown) to the large pad at the bottom o f  the photograph. The shunt 
capacitor is connected by another air bridge to the top plate o f  the series 
capacitor. The bottom plate o f  the series capacitor is contacted by a 
transmission line which exits on the right side o f  the photograph. 
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Figure 21 A Portion of a Three-Stage 2.5 W Amplifier Slice Following 
Completion of Front Side Processing 
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Figure 22 SEM Photograph of a Series/Shunt Capacitor 
Pair Connected to I n p u t  and Output Trans- 
mission Lines 
37 
The FETs must be designed f o r  the  h ighest  poss ib le  ga in  f o r  successful 
operat ion a t  20 GHz. The FET geometry must be compact t o  minimize phase 
s h i f t  across the device. It must a lso  have low source lead inductance t o  
minimize gain degradation. For t h i s  reason the  sgurce over lay  s t r u c t u r e  
sketched i n  Figure 23 was chosen. The sources are connected by a i r  br idges 
over the  gate bus bars t o  the  la rge  pads, which are grounded by v ias  t o  the  
back o f  the chip. There are th ree  such v ias  t o  the  1.2 mm device, f i v e  f o r  I 
the 2.4 mm device, and seven f o r  t he  6 mm device. The sketch i n  F igure 23 i s  I 
I o f  t he  1.2 mm device. Figure 24(a) i s  an SEM photograph o f  one o f  t he  1.2 mm 
devices on a completed a m p l i f i e r  showing the  r e a l i z a t i o n  o f  t he  over lay  
geometry. The s ignal  enters  from the  l e f t  and e x i t s  t o  the  r i g h t .  F igure 
24(b) shows the  d e t a i l s  o f  t he  a i r  br idge connection. The use o f  r e a c t i v e  
i o n  etch ing ( R I E )  f o r  v ias  i s  c r i t i c a l  f o r  t h i s  app l i ca t i on  because the  v i a  
should be as c lose as poss ib le  t o  the  ac t i ve  area, and contact  must be made 
t o  a 150 pm wide pad through 100 pm GaAs. Recently, i t  has been shown t h a t  a 
1.2 mm gate width GaAs FET w i t h  over lay geometry can have up t o  0.5 W output  
power a t  30 GH2.l' Th is  v e r i f i e s  the  usefulness o f  t he  geometry a t  h igh  
frequencies. 
I 
Other FET design parameters used are a gate length  o f  0.5 pm and an 
ac t i ve  layer  doping l e v e l  o f  - 2.5 x 1017 cW3. With 0.5 pm gates i t  i s  
des i rab le  t o  keep the  gate f i n g e r  width less  than - 75 pm t o  reduce ga in  
degradation due t o  s igna l  a t tenuat ion  and phase s h i f t  along the  gate 
fingers.13 The FETs i n  the  f i r s t  two stages there fore  used a 60 pm f i nge r  
width, bu t  t h a t  was no t  poss ib le  f o r  the  l a s t  stage FET. A 60 pin gate f i nge r  
width would have resu l ted  i n  a FET t h a t  was too  la rge  from end t o  end when 
enough f ingers  were included f o r  6 mm t o t a l  gate width. The gate-gate 
spacing cannot be reduced much wi thout  excessive d r a i n  res is tance and 
temperature r i s e  dur ing operation. The compromise values chosen f o r  t he  6 mm 
FET are 100 pm f i n g e r  width, 20 pm gate-gate spacing across the  dra in ,  and an 
FET physical  length o f  - 2 mm. 
Reducing the  gate-gate spacing across the  d r a i n  has the  favorable r e s u l t  
of reducing the  gate-drain feedback capacitance (cdg), which increases gain. 
The gate bus bar was placed 25 pm away from the  a c t i v e  area, instead o f  t he  
13 pm mentioned i n  the  proposal, t o  fu r the r  reduce cdg. 
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Figure 24 SEM Photographs of 1200 urn Gate Width FET on 
Monolithic 20 GHz Amplifier 
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Except for a few minor improvements, the device fabrication process is 
the same as described in the original proposal. The AuGe/Ni ohmic contact 
metal has been replaced by AuGe/Ni/Au. The resulting contacts are smoother 
with sharper edges, which increases yield and reliability. The alignment 
marks are also more visible to the e-beam machine. All gates are defined by 
e-beam lithography and are 0.15 pm Ti/0.05 pm Pt/0.4 pm Au with an intended 
gate length of 0.5 pm. In the proposal it was stated that careful monitoring 
of yield due to shorted capacitors would be necessary if large M I M  capacitors 
were employed on the circuit. Although there are none in the present design, 
we are considering the addition of on-chip bias circuitry, which would 
include several large (10 to 20 pF) bypass capacitors, for future design 
iterations. Since the proposal was written, the shorted capacitor problem 
has been eliminated by adding a mask step to the capacitor fabrication 
process. The yield of 30 pF M I M  capacitors has risen from 90-95% to - 99% 
and is no longer a potential problem. The new process is already 
incorporated into the 2.5 W amplifier mask set. None of the other 
fabrication processes has been changed since the beginning of the program. 
Amplifiers have been fabricated on active layers produced by several 
different techniques. The first lot completed had two slices with VPE active 
layers and one with the active layer produced by ion implantation directly 
into the substrate. The performance of devices from these three slices was 
similar; amplifiers produced 1.1 to 1.3 W output power with 7.5 to 8 dB gain 
at 17 GHz. The 1200 pm (first stage) and 300 pm (test) FETs were sawed from 
several amplifiers and tested at 15 GHz, where we have a large data base. 
Gain was 1 to 2 dB lower than expected. Yield of good three-stage amplifiers 
was 3.6% to 13%, which results in - 20 good chips from a 2 inch slice. This 
is a good yield for such a large total gate width at the beginning of a 
program. Most of the bad chips had FETs that would not pinch off due to 
broken gates. 
Following completion of this first lot, two lots containing five slices 
were stopped in process when the overlay metal would not lift off completely. 
It was concluded that the lift-off was made more difficult by the inclusion 
of a Cr layer as an RIE via etch stop. The metal could be lifted off the 
FETs, but could not be lifted off between some of the transmission lines. 
The problem was alleviated by depositing the transmission lines separately 
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from the  pads and no t  us ing C r .  Th is  was poss ib le  because the  transmission 
l i n e s  are def ined by a separate photomask, and on ly  the  pads t h a t  are 
contacted by v ias  requ i re  the  C r  layer.  
Fol lowing completion o f  the  f i r s t  th ree  s l i c e s  described above, an n+ 
contact  layer  was added t o  improve FET performance (as f i r s t  suggested i n  the  
proposal). The devices were fabr ica ted  w i t h  the  n+ ledge channel s t r u c t u r e  
(o r  "double recess channel s t ruc tu re" )  shown i n  Figure 25. It has been 
shown14 t h a t  devices w i t h  t h i s  s t ruc tu re  have the  highest res is tance t o  
instantaneous burnout and the  highest long-term r e l i a b i l i t y .  I n  our  
laboratory  we have found t h a t  t he  n+ ledge s t ruc tu re  a lso  s i g n i f i c a n t l y  
improves d isc re te  device microwave performance over t h a t  o f  conventional 
recessed gate devices. 15 
The n+ ledge f a b r i c a t i o n  process invo lves one more s tep than the  
conventional process. Fol lowing ohmic contact  fabr ica t ion ,  t he  f i r s t  (o r  
wide) recess p a t t e r n  i s  def ined by e lec t ron  beam l i thography. The s l i c e  i s  
then etched through the  n+ layer  and down i n t o  the  a c t i v e  l aye r  u n t i l  t he  
co r rec t  current  i s  reached. The r e s i s t  i s  then removed, and the  standard 
gate pa t te rn  i s  def ined i n  a new r e s i s t  layer .  The second ( o r  gate) recess 
i s  then etched u n t i l  t he  f i n a l  cur ren t  i s  reached and the  gate metal i s  
evaporated and l i f t e d  o f f  as w i t h  conventional devices. 
The performance improvement i s  much b e t t e r  understood now than a t  t he  
t ime o f  the  proposal; i t  i s  a t t r i b u t e d  t o  two factors :  
(1) The reduced p a r a s i t i c  res is tance o f  t he  source-gate and dra in-gate 
regions permits a shal lower gate recess and lower ac t i ve  l aye r  doping l e v e l  
than i s  optimum f o r  a deivce wi thout  t he  n+ layer .  Measurements a t  S- and X- 
bands have shown t h a t  t he  optimum cur ren t  before gate recess i s  700 mA/mm 
gate width f o r  conventional channel s t ruc tu res  and - 600 mA/mm gate w id th  
a f t e r  t he  f i r s t  (wide) recess f o r  n+ ledge channel s t ructures.  This  
reduct ion,  along w i t h  the  lower doping leve l ,  reduces the  gate- to-dra in  
feedback capacitance (cdg), which i s  one o f  the  most important fac to rs  i n  
determining gain. 
n+ LEDGE 
SOURCE 1 
n+ CONTACT LAYER I 
BUFFER LAYER 
S.I. SUBSTRATE 
Figure 25 n+ Ledge Channel Structure 
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(2) The shallower gate recess and lower active layer doping level 
increase the gate breakdown voltage, which increases the drain voltage at I 
which output power saturates. Higher maximum output power and higher 
efficiency at a given drain voltage result. It is breakdown of the gate 
Schottky barrier that limits device efficiency.16 This is especially 
important on the present program because the very small gate length and 
accompanying higher active layer doping level both tend to reduce gate 
breakdown voltage. 
Three slices have 
structure. The epitaxia 
(VPE) and the other by mo 
now been completed with the n+ 
ecular beam epitaxy (MBE). 
layers of two were grown by vapor 
edge channel 
phase epitaxy 
An amplifier from the first VPE slice had 1.6 W output power with 9 dB 
gain at 17 GHz, a significant improvement over the previous high o f  1.25 W 
from a conventional slice. There was considerable variation in performance, 
which is thought to be the result of variations across the slice in the 
alignment of the gate to the wide recess. This has been solved by shifting 
gate definition from E-Beam 1 in the Central Research Laboratories to the 
newer and more accurate E-Beam 14 in the Equipment Group GaAs Pilot Line. 
The first few slices have completed gate definition on E-Beam 14, and both 
alignment accuracy and gate length uniformity are much better. These slices 
will be completed in the near future. Some slices from E-Beam 1 have had 
gates as large as 0.7 pm, but 0.5 pm is routinely achieved with E-beam 14. 
An amplifier from the MBE slice was even better: 2 W was measured at 17 
GHz with 12 dB gain and 20% efficiency. This is in spite of a 0.7 pm gate 
length and a poor match between the second and third stages, as evidenced by 
the fact that the first two stages alone produced 1.6 W with 9 dB gain at 17 
GHz with 26% power-added efficiency (last stage sawed off). This latter 
result is extremely good for a 2.4 mm gate width output FET--as good as the 
best discrete devices we have measured in our laboratory. It is not yet 
known if the MBE slices are intrinsically better than the VPE slices, since 
n+ ledge VPE discrete devices have had very good microwave performance on 
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other programs. Results from all the completed slices are summarized in 
Table 2. 
One problem that was encountered with the three most recent slices is 
low amplifier yield (only - 0 to 3 chips per wafer). This same problem was 
also encountered on other monolithic amplifier programs in our laboratory and 
was traced back to a change in e-beam resist several months ago. The new 
resist is attacked slightly during gate recess etch, leaving small particles 
in the channels (averages - 1 to 5 per 6 mm gate width device). This causes 
a broken gate following metal evaporation and an FET that will not pinch off. 
Changing to another e-beam resist seems to have solved the problem. 
All the three-stage amplifiers tested to date have operated below the 
design band. It is thought that this results partially because the effective 
transmission line length is longer than expected, especially between the 
second and third stages, due to the distributed nature of the long, narrow 
capacitors. The use of 0.5 pm gates as in the original design will also 
improve the impedance match. We are currently measuring individual stages 
and pairs of stages to obtain the data necessary to redesign the matching 
components to maximize performance in the 19 to 21 GHz band. 
The basic design and the fabrication process have been demonstrated, and 
good amplifiers have been produced from slices having several different types 
of active layers. Yields have ranged up to 13%, which is good for the 
present stage of development. Several small processing changes have been 
made to improve yield. The best devices have had the n+ ledge FET channel 
structure, and the results have been very impressive. It is thought that 
with some modification of the matching circuits and reduction of the gate 
length to 0.5 pm, all the program goals will be met or exceeded. 
D. Four-Staqe, 0.6 W Amplifier Module 
Figure 26 shows the circuit topology for the four-stage cascaded 
amplifier design of Figure 1. The calculated gain-frequency response is also 
shown in this figure. A gain in excess of 20 dB can be obtained across the 
design bandwidth with good input/output VSWRs. The circuit layout is similar 
to that of the four-stage module of NASA Contract No. NAS3-22886 (Figure 27). 
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Figure 28 shows the gain-frequency response of tame first three stages (w th 
the fourth stage scribed off) of the module shown in Figure 27 with some of 
the series high-impedance transmission lines shortened for higher frequency 
operation. THe line lengths of the amplifier of Figure 27 will be modified 
so that the center frequency of operation can be moved to the 19 to 21 GHz 
range. This task will be carried out during the second year of this program. 
In addition, a new design with a totally integrated bias network will be 
initiated so that four amplifiers on a single chip can readily be power 
combined using the combiners described in Section 1II.A. 
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SECTION I V  
MONOLITHIC POWER AMPLIFIER MODULE 
The three-stage amplifier design approach discussed in Section 1II.C 
uses GaAs FETs with sufficient gate widths to generate the required output 
power. No circuit-level power combining will be required for such an 
approach. For both the 0.6 W conventional and distributed amplifiers, power 
combining will be required. These amplifier configurations are shown in 
Figure 29. To reduce chip size and maximize the amplifier efficiency, it is 
possible that for the approach shown in Figure 29(a), only two cascaded (0.6 
mm to 1.5 mm) amplifier stages need be used for each of the four component 
amplifiers within the traveling-wave power divider/combiner. An additional 
single-ended one- or two-stage amplifier with an output power of - 24 dBm 
(0.25 W )  can be used as a driver amplifier to drive the four-way combiner 
output stage. The exact configuration will be decided based on further 
trade-off analysis during the early stage of the next report period. 
Interconnected traveling-wave divider/combiner and amplifier chips are 
shown in Figure 30 for the four-stage amplifier and in Figure 31 for the 
distributed amplifier modules. Further monolithic integration of the bias 
networks will eliminate the bond wire crossovers for the combiner shown in 
Figure 30. For the distributed amplifier combiner of Figure 31, the gate and 
drain biases can simply be injected from the 50 R input/output. Figure 32 
shows the small-signal gain-frequency response of the distributed 
amplifier/combiner. Gains on the order of 3 to 5 dB can be obtained from 8 
to 20 GHz. At a large-signal measurement frequency of 18 GHz, an output 
power of 2 W with 2.5 dB gain was obtained. 
structure will result in a substantial gain improvement for this combiner. 
Further optimization the device 
The comparison and trade-off analysis of the amplifier design approaches 
described above are shown in Table 3. Analysis in terms of output power, 
gain, efficiency, bandwidth, and chip size is shown. From Table 3 it is seen 
that the optimum approach seems to be in favor of the three-stage direct- 
cascaded amplifier configuration. The only uncertainty in this approach is 
the ability to match the impedance (particularly the interstage between the 
second and third stages) efficiently at 21 GHz. With the proper distributed 
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Table 3 
Comparison o f  A m p l i f i e r  Desiqn Approaches 
Gain E f f i c i e n c y  ou tpu t  Power Approach 
Three-Stage High Med i urn High 
(D i rec t )  
Travel i ng-Wave Med i urn Low Low 
(With Combiner) 
(With Combiner) 
Four-S tage Med i urn High Med i urn 
Bandwidth Chip Size 
Narrow Small 
U1 t rawide  Large 
Moderat e Med i urn 
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nature of the matching circuitry taken into consideration during the next 
meeting the goals of this program. 
I design iteration, it is believed that this approach will be feasible for 
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SECITON V 
SUMMARY 
Achievements in this program for the first 12 month period are 
summarized as follows: 
0 Completed development of the monolithic four-way traveling-wave 
divider/combiner. 
- 1.2 dB insertion loss for a pair of back-to-back connected 
- Isolation between output ports better than 20 dB. VSWRs 
- 20 GHz bandwidth (10 to 30 GHz). 
divider/combiners. 
better than 2: 1. 
0 A distributed amplifier using 6 x 300 pm FETs has achieved the 
state-of-the-art results of 0.5 W output power over the 2 to 21 GHz frequency 
power-added efficiency. range with an average gain of 4 dB and 14% 
0 A four-way monolithically comb 
achieved an output power of 2 W. 
0 An output power o f  2 W with 
ned traveling-wave amplifier has 
12 dB gain and 20% power-added 
efficiency has been achieved for the three-stage amplifier. The linear gain 
was 14 dB at 1 W output (17 GHz). 
0 A two-stage (1.2 mm to 2.4 mm) amplifier has achieved an output 
The power of 1.6 W with 9 dB gain and 26% power-added efficiency at 16 GHz. 
linear gain was 11 dB at 1 W output. 
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SECTION V I  
PLANS 
Plans for the next 12 months of the program are summarized below. 
0 Continue to process and optimize the FET channel parameters for the 
distributed amplifier using the low-high doping profile. 
0 Continue to process and evaluate the three-stage amplifier module 
using the n+ ledge channel structure. 
0 Optimize the FET performance for 20 GHz operat 
0 Use E-Beam 14 for gate definition to achieve 
control and alignment accuracy. 
on. 
improved gate length 
0 Revise the interstage matching network design of the three-stage 
amplifier with more accurate accounting for the distributed nature of the 
matching network for improved performance in the 19 to 21 GHz frequency 
range. 
0 Complete the mask design for the four-stage 0.6 W module. 
0 Continue testing of interconnected power combiner and amplifier 
modu 1 es. 
0 Select the best approach for the final amplifier module. 
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